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Abstract-Micro/nano-electromechanical resonator based logic computation has attracted significant attention in recent years due to its dynamic mode of operation, ultra-low power consumption, and potential for reprogrammable and reversible computing. Here we demonstrate a 4-bit parity checker circuit by utilizing recently developed logic gates based on MEMS resonators.
Toward this, resonance frequencies of shallow arch shaped micro resonators are electrothermally tuned by the logic inputs to constitute the required logic gates for the proposed parity checker circuit. This study demonstrates that by utilizing MEMS resonator based logic elements, complex digital circuits can be realized.
I. INTRODUCTION
Electromechanical computing has attracted significant attention in the past decade driven by the need to replace transistors, as their miniaturization is approaching the physical limits and their energy efficiency is degrading, by smarter multi-function logic elements [1] . With the fabrication capabilities reaching molecular level [2] , the notion of mechanical computing has been revitalized and revamped. MEMS/NEMS static switching devices capable of performing multiple logic operations have been demonstrated in the past few years [3] [4] [5] [6] [7] [8] . Despite some major advantages, such as cascadebility and ideal leakage properties, these devices have some significant limitations due to contact reliability, contact resistance, surface forces and mechanical delay. To overcome these drawbacks, researchers have been exploring dynamic MEMS/NEMS devices such as micro resonators as logic elements [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] , despite their limitations in terms of speed of operation and complexity in building combinational logic circuits. Although there have been successful demonstrations of memory components [9] [10] [11] , 2-bit logic gates [12] [13] [14] and multi-bit logic circuits [14] , the realization of complex combinational logics has remained a challenge.
The first demonstration of a dynamic logic, based on a linear NEMS resonator gate, was presented in [12] . The high (low) amplitude response of the resonator at on-resonance (offresonance) state was defined as the logic output 1 (0). Later, a nonlinear NEMS resonator was used to realize a noise assisted and reprogrammable 2-bit logic device [13] . Mahboob et al. [14] utilized parametric excitation scheme on a single micromechanical resonator to realize a multifunctional logic element to demonstrate 2-bit and multibit complex logic operations. Also, several components of a microcomputer, namely, byte memory, shift-register, and a controlled-NOT gate have been realized in [15] based on the higher order modes of parametrically excited NEMS resonator. Using four coupled, linearly operating nano-resonators, a reversible logic gate, Fredkin gate, has been realized for the first time [18] . Both physical and logical reversibility has been successfully demonstrated. Recently, we have proposed and demonstrated a logic element based on electrothermal resonance frequency tuning of a linearly operated MEMS arch shaped clampedclamped beam resonator [19] . Although, we have shown all the fundamental 2-bit and basic n-bit logic operations, feasibility of building more complex logic circuits based on multiple copies of these logic gates has not been investigated.
The logic parity checker is an essential component for computing systems and information processing chips, in which the accurate matching of all transmitted and received data needs to be verified. To date no attempt has been made to realize this important logic component in the micro/nano-resonator based logic platform. The proposed 4-bit parity checker circuit in this work consists of two XOR gates, similar to that proposed in [19] , and a differential amplifier to combine the logic outputs of the two XOR gates to constitute the final logic output. The parity of the number of logic 1s among the 4 logic inputs is determined and the output signal gives logic state 0 for even parity and 1 for odd parity. The devices are fabricated on a highly conductive silicon device layer of a silicon on insulator (SOI)
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wafer by two-mask process [19] . Each device consists of a resonating microbeam and drive and sense electrodes to facilitate electrostatic actuation and capacitive detection. The dimensions of the arch beams are: L = 500μm, W = 3μm, H = 30μm. The gap between the actuating electrode and the microbeam is G0 = 8μm, at the clamped ends and G =11 μm, at the mid-point due to 3μm of initial curvature, which is defined by the photo-lithography process to deliberately produce an in-plane arch microbeam. Fig. 2(a) shows a standard 4-bit parity checker logic block implemented with three XOR gates. Fig. 2(b) shows the schematic of the proposed micro resonator based parity checker circuit.
The AC input signal is constantly applied at a fixed frequency and depending on the logic inputs, the logic output, VOUT, is measured across the load resistor, RL. Note that a high amplitude of VOUT is measured due to a resonance signal, which is defined as the logic output 1(0). are subsequently connected to a low noise amplifier (LNA) working in the differential amplifier mode to add and amplify the AC signal. This low noise amplifier (LNA), in its differential amplifier mode, effectively constitutes the third XOR gate necessary to complete the logic operation for the proposed parity checker circuit. The final output of the proposed circuit is
which is same as that of a conventional parity checker circuit shown in Fig. 2 (a) . and 118 resistance, respectively. Note that the difference in the resonance frequencies is due to the fabrication variations in the wafer, and does not adversely affect the functionality of the logic block. All the experiments have been conducted at ~2 Torr pressure and at room temperature. Fig.   4 shows experimentally obtained frequency response of Res. X driven by an AC signal of 0.022V.
The resonance frequency of the micro resonator is around 120.95 kHz with a quality factor around 528. 
III. DISCUSSION
An accurate assessment of the merits of micro/nano-resonators based logic circuits, including the ones presented in this work, requires careful consideration of several technological issues. One of the concerns is regarding the required DC bias voltage for correct operation. This voltage can be reduced to an acceptable level (~5V) by hermetically sealing the circuits at lower pressures and by scaling and shrinking the gap between the resonating beam and the drive/sense electrode. Another aspect is the energy consumption due to the structure activation by an AC signal provided to the driving electrode. Although not directly related to the logic operation, it contributed to the overall energy cost in the circuit. In this paper, we refer to this energy as the driving energy.
The amount of energy consumed for the actual logic operations is related to the DC logic input signals, which is called the logic operation energy.
For the AC driving energy, it is estimated conservatively based on the method described in [12, 13] , in a unity gain system:
, where V = 0.056V, is the AC driving voltage, I is the RMS value of the AC current, R = 50 for unity gain, and ts = 0.7ms, is the switching time of the resonator [9] . Thus, by calculating the AC current flowing in the circuit according to Equation (1) 
We estimated the energy cost per logic operation based on Equations (3) to (6), a similar method used in [19] . Equation 5 is obtained assuming RA RB. The average energy consumed by the parity checker circuit is 1.25μJ per logic operation.
For the given structure, the logic operation energy cost can be further reduced at least by an order of magnitude by selecting a narrow frequency range for successful operation of the device.
For example, with similar resonators (Res. X and Res. Y), a frequency shift of only 1 kHz will suffice for the proper logic operation (distinct difference between logic output 0 and 1), instead of 4.5 kHz shift used for Res. X in this work. This will reduce the DC voltage load for the logic inputs to 0.1V [21] . Hence, an average energy cost per logic operation will be 0.1μJ, a ten time reduction from the earlier estimation. With careful design (selecting narrow frequency window of operation) and device miniaturization, the required level of power consumption for switching operation is expected to decrease. Moreover, the switching time of the resonator would be much faster, at least in micro-seconds (for Q ~1000, f ~ 400 MHz), for the state-of-the-art technology [22] . Even with a conservative assumption that the scaled structure would have similar power consumption, when device switching speed reaches the state-of-the-art technology, energy consumption per logic operation would decrease to 8% of the current value.
In order to drive another resonator logic block or to be used in other circuit applications,
proper amplification of the output AC signal is crucial, which will contribute to the total energy consumption. For an amplification of 85dB [23] , an increase of 1% of the total energy cost can be expected for the current test setup. For the microresonators used in this work, a maximum operation speed of 1.4 kHz can be achieved, which is defined by the resonator switching speed (ring down time) rather than the thermal switching speed (heating/cooling time) of the microbeam [19] . For the implementation using transistors, as per the simulation results, a parity checker circuit built in TSMC 65nm CMOS technology [24] consumes 0.13pJ per logic operation for the current operation frequency. The main reason for the large disparity between the resonator based circuit (1.25μJ/operation) and the CMOS based circuit (0.13pJ/operation) is that the switching time of the resonator is much slower than that of a transistor. It's worth mentioning here that at the ultimate limit of scaling, a resonator switching time in tenth of nano-seconds can be envisioned for resonance frequency in GHz [25, 26] . This will ultimately reduce the energy per operation based on nanoresonator logic devices to a level that would be significantly lower than the CMOS counterparts.
IV. CONCLUSION
In this work we have proposed a MEMS resonator based parity checker circuit. The realization of such a key logic and information processing element, in addition to previously demonstrated core logic blocks, shows the potential of this technology as an appealing alternative for implementation of Very Large Scale Integrated (VLSI) circuits and the next generation of ultralow power micro/nano-electromechanical computers. While this work demonstrates the functionality and feasibility of microresonator based logic platform, advanced scaling techniques and full integration of microresonators could enable energy efficiency gains over current technologies.
